

Core Assignment file Configuration improperly will cause platform CPU overload or dispatch insufficiently and low throughput.

Confirm CPU type of BBU: if D-2177NT or D-2187NT

```
[root@srg-gnb ~]# cat /proc/cpuinfo | grep name | cut -f2 -d: | uniq -c
28 Intel(R) Xeon(R) D-2177NT CPU @ 1.90GHz
[root@srg-gnb ~]#
```

Need modify below files:

/opt/bbu/oam/cm; CoreAssignment.conf, dataplane_env, protStackCfg.sh

/opt/bbu/phy; 2177CoreAssignment.conf (Depends on the CPU type)

1. Stop protocol stack before make the changes:

```
#sp.sh -k
```

2. Modify CoreAssignment.conf

```
7 {LteCpuInfo->}
8 CoreNumForLteRt = 8; # number of core for LTE RT thread
9 # lld use 1, 25,27
10 # core id for LTE RT thread
11 CoreId[0] = 3;
12 CoreId[1] = 4;
13 CoreId[2] = 5;
14 CoreId[3] = 6;
15 CoreId[4] = 7;
16 CoreId[5] = 8;
17 CoreId[6] = 9;
18 CoreId[7] = 17;
19 CoreId[8] = 18;
20 CoreId[9] = 19;
21 CoreId[10] = 20;
22 CoreId[11] = 21;
23 CoreId[12] = 22;
24 CoreId[13] = 23;
25 {/LteCpuInfo}
26
27 # CPU information for Front end interface
28 {FeIfCpuInfo->}
29 CoreNumForIf = 1; # number of core for front end interface
30 # core id for front end interface
31 CoreId[0] = 1;
32 {/FeIfCpuInfo}
33
34 # CPU information for hardware control
35 {HwCtrlCpuInfo->}
36 CoreNumForHwCtrl = 4; # number of core for LDPC hardware control
37 # core id for hardware control
38 CoreId[0] = 2;
39 CoreId[1] = 2;
40 CoreId[2] = 2;
41 CoreId[3] = 2;
42 {/HwCtrlCpuInfo}
```

3. Modify dataplane_env

```

117 # CPU resources
118 #
119
120 # Put available cores here
121 cpus=(14 12 13 26 27)
122
123 #
124 #CPU core assignment
125 #
126
127 # UP Cores
128 PDCP_SYS_TIMER_CORE=${cpus[0]}
129 BH_IO_DISPATCH_CORE=${cpus[1]}
130 BH_WORKER_CORE=${cpus[2]},${cpus[4]}
131 BH_CORE_MASK=0x03000000
132 BH_WORKER_QDISC=1
133
134 export PDCP_SYS_TIMER_CORE BH_IO_DISPATCH_CORE BH_WORKER_CORE BH_CORE_MASK BH_WORKER_QDISC
135
136 # OEP PKT I/O Cores
137 OFF_BH_PKIO_CORE=${cpus[1]},${cpus[2]}
138
139 export OFF_BH_PKIO_CORE
140
141 # OEP APP Cores
142 #OFF_APP_CORE=${cpus[0]}
143
144 #export OFF_BH_APP_CORE
145
146 # FCH async
147 BH_FCH_ASYNC_IO_CORE=${cpus[3]}
148
149 export BH_FCH_ASYNC_IO_CORE
150

```

4. Modify protStackCfg.sh

```

14 oamprocess_LOG_MAX_NUM=10
15 odsnameserver_LOG_MAX_NUM=10
16 callp_LOG_MAX_NUM=10
17 gnb_LOG_MAX_NUM=10
18 gtpctrl_LOG_MAX_NUM=10
19 l2_LOG_MAX_NUM=10
20 bh_LOG_MAX_NUM=10
21 pyacs_port=8400
22 OAM_CPU=14
23 ODSNAMESESERVER_CPU=14
24 CTRL_CPU_0=24
25 CTRL_CPU_1=25
26 CTRL_CPU_2=26
27 CTRL_CPU_3=27
28 TTI_CPU_0=10
29 TTI_CPU_1=11
30 TTI_CPU_2=12
31 TTI_CPU_3=13
32 RLC_RX_THRD_CPU_MAC0=10
33 RLC_RX_THRD_CPU_MAC1=11
34 RLC_RX_THRD_CPU_MAC2=12
35 RLC_RX_THRD_CPU_MAC3=13
36 RLC_GR_THRD_OFFSET=0
37 cellNum=1
38 phyNum=1
39 cell0_merge_num=1
40 cell1_merge_num=1
41 run_phy_flag=true

```

5. Modify 2177CoreAssignment.conf

(Note: No service impact if not modify file 2177CoreAssignment.conf , but it will report mismatch alarm with cm file, so suggest to modify at same time)

```
8 CoreNumForLteRt = 8; # number of core for LTE RT thread
9 # lld use 1, 25,27
10 # core id for LTE RT thread
11 CoreId[0] = 3;
12 CoreId[1] = 4;
13 CoreId[2] = 5;
14 CoreId[3] = 6;
15 CoreId[4] = 7;
16 CoreId[5] = 8;
17 CoreId[6] = 9;
18 CoreId[7] = 17;
19 CoreId[8] = 18;
20 CoreId[9] = 19;
21 CoreId[10] = 20;
22 CoreId[11] = 21;
23 CoreId[12] = 22;
24 CoreId[13] = 23;
25 {/LteCpuInfo}
26
27 # CPU information for Front end interface
28 {FeIfCpuInfo->}
29 CoreNumForIf = 1; # number of core for front end interface
30 # core id for front end interface
31 CoreId[0] = 1;
32 {/FeIfCpuInfo}
33
34 # CPU information for hardware control
35 {HwCtrlCpuInfo->}
36 CoreNumForHwCtrl = 4; # number of core for LDPC hardware control
37 # core id for hardware control
38 CoreId[0] = 2;
39 CoreId[1] = 2;
40 CoreId[2] = 2;
41 CoreId[3] = 2;
42 {/HwCtrlCpuInfo}
```

6. Restart protocol stack after make changes

#restart.tcl